plan 9 kernel history: overview | file list | diff list

1998/0716/pc/archgeneric.c (diff list | history)

1998/0710/sys/src/9/pc/archgeneric.c:210,2151998/0716/sys/src/9/pc/archgeneric.c:210,216 (short | long | prev | next)
BUG fix for multiprocessors? wrmsr the cycle counter to 0 in cycletimerinit
rsc Fri Mar 4 12:44:25 2005
1998/0710    
void 
cycletimerinit(void) 
{ 
1998/0716    
	wrmsr(0x10, 0); 
1998/0710    
	fasthz = 1000000LL*m->cpumhz; 
} 
 


source code copyright © 1990-2005 Lucent Technologies; see license
Plan 9 distribution
comments to russ cox (rsc@swtch.com)